Experimenting with hardware-accelerated AES on Sandy Bridge+ chipsets.